Posted Feb 4, 2022

• 

  ASIC Design Engineer
  Intel
  Brasov, Romania
  VHDL Verilog SystemVerilog FPGA ASIC RTL