ASIC VERIFICATION ENGINEER
Broadcom
Hiring for this role?
Claim and feature it — priority homepage placement, your logo, and a slot in the jobs newsletter.
Claim and feature this jobPlease Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
What You can Expect -
- Work on Latest cutting edge CSG Switches.
- To be part of the team working on defining many Firsts for the AI Network Infrastructure Ecosystem.
- Develop and maintain verification Environment in Mix of SV/UVM.
- Understanding of the End to End spec along with Network & System topology.
- Closely working with Arch/uArch/Design team for Test Plan development and closure of the feature set across Blocks/Top level.
- Coverage Closures, Gate Level Simulations along with end to end verification cycle.
What we are looking for -
- Bachelor's/Masters/PhD with Verification experience of 8+ years
- Wide exposure to chip level (SoC) verification and SystemVerilog/UVM methodology a MUST
- Exposure to any one of the scripting languages - Perl or Python or SED/Awk
- Expertise in Co-Simulations (HW/SW) Flow and debugs
- Knowledge of networking protocols(L2/L3/L4, 1588TS, UEC) desired but not necessary.
- Expertise in the High Speed bus protocols desired - PCIe, Ethernet, AXI4.0
- Exposure the Chip level Interconnect/Testability Functions - JTAG, I2C, PLLs etc
- Experience in GLS, Coverage Driven Methodology, ATE
- Good exposure in Simulation tool usage for simulation (VCS) and waveform debug(Verdi) and formal tools like Jasper.
- Exposure to Test Bench Accelerators /Emulation Platforms.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Related openings
- DFT Manager — Broadcom, IND-Bangalore Electronic City - S1
- Digital Design Verification Engineer — Broadcom, USA-CA San Jose Innovation Drive; USA-CA Irvine Alton Parkway Bldg 1
- ASIC Design Automation Engineer — Broadcom, USA-Colorado-Fort Collins-4380 Ziegler Road
- DSP System Architect — Broadcom, USA-CA Irvine Alton Parkway Bldg 2
- Senior Digital / Mixed-Signal IC Design or Verification Engineer — Broadcom, USA-Mendota Heights-Northland
- Design Engineer - STA — Broadcom, USA-Colorado-Fort Collins-4380 Ziegler Road