FY27 Intern - Hardware Design for Post-Quantum Cryptography - 6 months, Sophia Qualcomm Sophia Antipolis, France Verilog SystemVerilog 20h
Staff Analog Mixed Signal/Power Management Design Engineer Qualcomm San Diego, California VHDL Verilog 20h
Senior Digital Design Engineer - Electronic Warfare Products CACI Rochester, New York VHDL Verilog 20h
HPE Labs - Systems Architecture Lab Research Associate Intern HPE Juniper Networks Milpitas, California Verilog System Verilog 20h
Large-Scale Integrated Photonics Lab Research Associate Intern HPE Juniper Networks Multiple locations VHDL Verilog 20h
Senior RTL & Embedded Security Firmware Engineer (II) Microchip Technology Yerevan, Yerevan VHDL Verilog 21h
Processor Subsystem Development and Verification Engineer Broadcom IND-Bangalore Electronic City - S1 Verilog System Verilog 22h