today

FAST Labs Senior Principal II Engineer - Electrical Digital Lead

BAE Systems Merrimack, New Hampshire

VHDL FPGA

4h

Graphics (GPU) RTL Design Engineer

Apple Austin, Texas

Verilog System Verilog

4h

Senior Design Verification Engineer

Blue Origin Cupertino, California

SystemVerilog ASIC

4h

Senior Test Engineer - HBR

Blue Origin Longmont, Colorado

DFT Design for Test

4h

Principal ASIC DFT Design Engineer - Terawave

Blue Origin Multiple locations

ASIC DFT

4h

Principal SOC Performance Analysis Engineer - Terawave

Blue Origin Multiple locations

ASIC SOC

4h

Principal Modem SOC Design Engineer - Terawave

Blue Origin Multiple locations

Verilog System Verilog

4h

Senior Modem SOC Design Engineer - TeraWave

Blue Origin Multiple locations

Verilog System Verilog

4h

Senior Technical Staff Engineer-Software Design

Microchip Technology Hyderabad, Telangana

VHDL Verilog

4h

Engineer II - Physical Design

Microchip Technology Chandler, Arizona

ASIC RTL

4h

Principal Engineer - Verification

Microchip Technology Bangalore, India

Verilog SystemVerilog

4h

Principal Engineer - Verification

Microchip Technology Bangalore, India

Verilog SystemVerilog

4h

Senior Engineer II - Verification

Microchip Technology Bangalore, India

Verilog System Verilog

4h

Principal Analog Design Engineer

Analog Devices Multiple locations

SystemVerilog Digital Design

5h

Associate System Platforms Engineer (FPGA and Software)

Analog Devices Durham, North Carolina

FPGA Digital Design

5h

DFT Engineer

Broadcom IND-Bangalore Electronic City - S1

RTL STA

5h

ASIC Verification Engineer

Broadcom Pune, Maharashtra

Verilog System Verilog

5h

Emulation Engineer

Broadcom Pune, Maharashtra

Verilog SystemVerilog

5h

Director, Digital IP Roadmap

Silicon Labs Austin, Texas

RTL SOC

5h

Lead Engineer – CAD Digital Verification

Silicon Labs Hyderabad, Telangana

Verilog SystemVerilog

5h

ASIC Verification Engineering Intern

HPE Juniper Networks Roseville, California

Verilog SystemVerilog

5h

VLSI Physical Design Lead Engineer

HPE Juniper Networks Bloomington, Minnesota

FPGA ASIC

5h

VLSI Physical Design Engineer

HPE Juniper Networks Bloomington, Minnesota

FPGA ASIC

5h

Senior ASIC Design Verification Engineer - Slingshot

HPE Juniper Networks Bloomington, Minnesota

SystemVerilog FPGA

5h

Slingshot Pre-Silicon Diagnostics & Validation Engineer

HPE Juniper Networks Bloomington, Minnesota

Verilog FPGA

5h

Principal ASIC Engineering Program Manager

HPE Juniper Networks Spring, Texas

ASIC Verification

5h

Senior VLSI Tools and Methodology Engineer

HPE Juniper Networks Spring, Texas

Verilog System Verilog

5h

ASIC Design Verification Engineer - Slingshot

HPE Juniper Networks Bloomington, Minnesota

SystemVerilog ASIC

5h

FAST Lab – Senior FPGA Engineer

BAE Systems Merrimack, New Hampshire

VHDL Verilog

5h

Physical Design Engineer

Qualcomm Austin, Texas

ASIC RTL

5h

Physical Design Engineer

Qualcomm Santa Clara, California

ASIC RTL

5h

FY27 Intern - Softip Engineering Co-Op - Canada (4 months)

Qualcomm Ottawa, Ontario

VHDL Verilog

5h

FY27 Intern- Integration of a RISC-V CPU into a Cache-Coherent Emulation Platform - Sophia, 6 months

Qualcomm Bainbridge, Alpes-de-Haute-Provence, France

VHDL Verilog

5h

Senior Hardware Engineer - SoC Architecture & Design - Qualcomm - Grenoble, France

Qualcomm Grenoble, Auvergne-Rhône-Alpes

ASIC RTL

5h

NOC DV Sr Lead Engineer

Qualcomm Bangalore, India

Verilog System Verilog

5h

FY27 Intern- AI-Driven Power Modeling for Evaluating Power Management Mechanisms in NoC Architectures - Guyancourt, 6 months

Qualcomm Guyancourt, Île-de-France

VHDL Verilog

5h

Sr Staff System Modelling Engineer

Qualcomm Bangalore, India

ASIC SOC

5h

HW IP designer - Qualcomm - Guyancourt or Sophia, France

Qualcomm Bainbridge, Alpes-de-Haute-Provence, France

Verilog ASIC

5h

CPU Server Physical Design Engineer

Qualcomm Santa Clara, California

Logic Design Synthesis

5h

ASIC Design Senior Staff Engineer

Qualcomm Shanghai, Shanghai

ASIC RTL

5h

Senior PDK Physical Verification Engineer

Intel Multiple locations

Verification

5h

GPU Logic Design Engineer

Intel Bangalore, India

SystemVerilog RTL

5h

GPU Logic Design Engineer

Intel Multiple locations

SystemVerilog RTL

5h

Electrical Engineer - Digital Design

CACI Rochester, New York

VHDL Verilog

5h

Senior Principal Engineer, Physical Designer

Marvell Santa Clara, California

ASIC RTL

5h

Principal Engineer, Architecture (USB Systems & IP)

Lattice Semiconductor Multiple locations

FPGA ASIC

6h

Senior Staff Solution Enablement Engineer

Lattice Semiconductor Penang, Malaysia

VHDL Verilog

6h

Senior Solution Enablement Engineer

Lattice Semiconductor Penang, Malaysia

VHDL Verilog

6h

FPGA Prototyping & Physical AI Intern

Lattice Semiconductor Penang, Malaysia

Verilog SystemVerilog

6h

Software Requirements & Verification Engineer - Level 4

Northrop Grumman Redondo Beach, California

Verification

6h