IC Design Engineer (DFT)
Broadcom
Hiring for this role?
Claim and feature it — priority homepage placement, your logo, and a slot in the jobs newsletter.
Claim and feature this jobPlease Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
Broadcom offers an excellent opportunity to contribute to a team environment and to grow personal career path. You will be working with internal and external customers to develop state of the art IC solutions utilizing Broadcom's leading edge CMOS cell-based ASIC technologies. You will have responsibility for ASIC designs through all of the key development and implementation phases including RTL analysis, synthesis, design optimization, timing verification, simulation, test insertion, physical design, vector generation, and post-prototype test support. Candidates will have opportunity to work on the latest 5nm/3nm designs
Responsibilities:
- Participate in chip level DFT architecture definition.
- Implement basic DFT schemes, including scan, boundary scan, MBIST, Logic BIST and SSN
- Verify all DFT logics and test patterns with simulation
- Test modes static timing analysis
- Participate in ATE bring-up and debug the DFT patterns on ATE.
Requirements/Qualifications:
- Either Bachelor or Master degree, 5+ years related experience required.
- Good understanding of the General DFT methodology such as BIST, SCAN, JTAG and ATPG
- Be familiar with basic Mentor/ Synopsys DFT flow and tools
- Experience in developing constraints for synthesis/STA
- Multi-mode, multi-corner STA experience, Understanding Sign-Off Checks
Education/Certifications
Preferred Degree: MS Preferred Major: Microelectronics or related discipline
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Related openings
- DFT Manager — Broadcom, IND-Bangalore Electronic City - S1
- Digital Design Verification Engineer — Broadcom, USA-CA San Jose Innovation Drive; USA-CA Irvine Alton Parkway Bldg 1
- ASIC Design Automation Engineer — Broadcom, USA-Colorado-Fort Collins-4380 Ziegler Road
- DSP System Architect — Broadcom, USA-CA Irvine Alton Parkway Bldg 2
- Senior Digital / Mixed-Signal IC Design or Verification Engineer — Broadcom, USA-Mendota Heights-Northland
- Design Engineer - STA — Broadcom, USA-Colorado-Fort Collins-4380 Ziegler Road