IC Verification Engineer

Broadcom logo

Broadcom

Verilog System Verilog ASIC UVM SOC Verification
Apply Now Posted Aug. 17, 2026 Please mention FPGAjobs in your application — it helps a lot!

Hiring for this role?

Claim and feature it — priority homepage placement, your logo, and a slot in the jobs newsletter.

Claim and feature this job

Get weekly updates from Broadcom

We'll email a link to confirm first, and every message has a one-click unsubscribe. Filter by skill, location, or frequency · internships, entry-level, or blog posts.

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Job Description:

  • Architect and develop scalable and reusable Testbench environment using the framework of Verification Methodologies.
  • Drive Test plans for all features for Block/Core/SOC and Write Functional coverage for these features.
  • Build pseudo-random tests to verify and get to full Functional coverage and bring the Verification to closure
  • Debug Regression failures, analyze Functional Coverage gaps and improve tests to cover the gaps
  • Work with other members of the team, guide/mentor junior team members
  • Lead the documentation of verification strategy including Test plans, Verification Environment, pseudo-random tests, etc. Lead reviews with design/architecture.
  • Driver Verification quality and Efficiency improvements

Mandatory Requirements:

  • Bachelors degree in Electrical/Electronics/Equivalent with 12+ years of experience of Masters degree in Electrical/Electronics/Equivalent with 10+ years of experience
  • Decade+ experience in developing complex Verification Environments, developing Test plans, Functional coverage and pseudo-random testing
  • Must have gone through a full ASIC cycle right from Architecture development to Tapeout with full focus on Verification
  • Very proficient in System Verilog and Verification Methodologies like UVM/VMM
  • Good debug skills in analyzing regression failures and understanding of complex designs
  • A good understanding of a complex protocol like PCI Express or other multi-layered protocol
  • Work with the team and mentor junior engineers

These requirements are a plus:

  • Experience in PCIe protocol
  • Scripting knowledge of Python or Perl
  • Comfort with Makefiles
  • Experience with Verifying with other protocols like AXI

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Related openings