SoC Design Verification Engineer
Intel
Bangalore
, India
Verilog
System Verilog
UVM
SOC
Verification
Apply Now
Posted Sept. 2, 2026
Please mention FPGAjobs in your application — it helps a lot!
Hiring for this role?
Claim and feature it — priority homepage placement, your logo, and a slot in the jobs newsletter.
Claim and feature this jobJob Details:
Job Description:
- Intel is looking for candidates on Contract role.
- Strong knowledge and experience in Pre-Si Verification and Emulation content execution.
- Preference for skills in Core Verification, DFD - Debug fabrics, Power management, Security, SoC verification, DDR verification, PCIE/CXL verification.
- Reset, Clock, fuse flows.
- Good exposure to System Verilog, UVM
- Experience with Low power/UPF/ Regression / Coverage verification techniques.
- Demonstrate excellent Self-motivation, communication, strong problem solving and teamwork skills.
Qualifications:
B.E/B.Tech/M.E/M.Tech in Electrical/Electronics/Communication Engineering with 2+ years of experience.
Job Type:
Intel Contract EmployeeShift:
Shift 1 (India)Primary Location:
India, BangaloreAdditional Locations:
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of Trust
N/AWork Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.Related openings
- RTL Design Engineering Student — Intel, Israel, Petah-Tikva
- Silicon Design - Flows and Methodology Intern — Intel, Mexico, Guadalajara
- RTL Design Engineer — Intel, US, Texas, Austin; US, Arizona, Phoenix; US, Oregon, Hillsboro
- Senior DFT Logic Design Engineer — Intel, US, Arizona, Phoenix; US, California, Santa Clara; US, Oregon, Hillsboro
- GPU IP Verification Engineer — Intel, India, Bangalore
- GPU IP Integration Model Build Engineer — Intel, India, Bangalore