Senior Digital backend engineer
NXP Semiconductors
Noida
, Uttar Pradesh
, India
Bangalore
, India
RTL
STA
Synthesis
Verification
Apply Now
Posted Aug. 11, 2026
Please mention FPGAjobs in your application — it helps a lot!
Hiring for this role?
Claim and feature it — priority homepage placement, your logo, and a slot in the jobs newsletter.
Claim and feature this job
Generic Job Description (not Job Level specific): The Digital Physical Design Engineer / Architect is responsible for a physical implementation of IP, Subsystem or IC design. The individual is responsible from RTL synthesis to GDS implementation and optimization of design including floorplanning, routing, timing convergence (STA) including related design ECO and physical verification for fulfilling all Technology & reliability related rules, such as DRC/LVS/Electromigration/IR drops. The individual contributes to problem solving related to physical design. Contributes to define best Physical design strategy per technology node.#LI-2734
Related openings
- Internship: Digital Design F/M — NXP Semiconductors, Catania
- Senior IC Design Verification Engineer — NXP Semiconductors, Kanata
- Digital Verification Engineer - MCU — NXP Semiconductors, Catania
- Mixed Signal Design Engineer — NXP Semiconductors, Tianjin (Teda)
- Embedded Firmware Design Engineer (m/f/d) — NXP Semiconductors, Gratkorn
- Test Engineer Intern - Summer 2027 — NXP Semiconductors, Austin (Oakhill, Office)