Senior Lead Engineer - STA
NXP Semiconductors
Hiring for this role?
Claim and feature it — priority homepage placement, your logo, and a slot in the jobs newsletter.
Claim and feature this jobThe Digital Physical Design Engineer is responsible for complete STA signoff for the SOC or Subsystem.
The individual is responsible for writing timing constraints, interacting with the counterpart functions, such as Frontend, DFT and IP to write correct constraints, refining constraints throughout SOC design cycle and constraints validation.
The individual must have exposure of AI and use AI in STA activities.
The individual is responsible for complete timing signoff till the tapeout for subsystem or full chip.
Must have leading capabilities on signoff function.
Must have worked on SDF generation and validation.
Must have all knowledge of SI closure.
Must have exposure to higher tech nodes such as 16nm and 5nm.
Must be conversant with physical design flows and functions and must possess good knowledge of placement, CTS and Routing.
The individual contributes to problem solving related to physical design. Contributes to define best Physical design strategy per technology node.
#LI-2734Related openings
- Digital Verification Engineer - MCU — NXP Semiconductors, Catania
- Mixed Signal Design Engineer — NXP Semiconductors, Tianjin (Teda)
- Embedded Firmware Design Engineer (m/f/d) — NXP Semiconductors, Gratkorn
- Test Engineer Intern - Summer 2027 — NXP Semiconductors, Austin (Oakhill, Office)
- Technical Safety Assessor / Architect (HW- Soc) (f/m/d) — NXP Semiconductors, Toulouse
- Senior Digital Design Engineer — NXP Semiconductors, Austin (Oakhill, Office)