Senior Physical Design Engineer
NXP Semiconductors
Pune
, Maharashtra
, India
RTL
STA
Static Timing
Synthesis
DFT
SOC
Verification
Apply Now
Posted Aug. 28, 2026
Please mention FPGAjobs in your application — it helps a lot!
Hiring for this role?
Claim and feature it — priority homepage placement, your logo, and a slot in the jobs newsletter.
Claim and feature this jobJob Title: Senior Physical Design Engineer
Location
Pune / Bangalore / Hyderabad (Hybrid)
Experience
8-10 Years
Job Summary
We are seeking a highly motivated and experienced Senior Physical Design Engineer to join our VLSI Physical Design team. The candidate will be responsible for delivering high-quality physical implementation of complex SoC/IP blocks from netlist to GDSII, ensuring timing, power, area, and reliability targets are met. The ideal candidate should have hands-on expertise in advanced node design implementation and signoff methodologies.
Key Responsibilities
- Own end-to-end physical design implementation of complex digital blocks/subsystems.
- Drive floorplanning, power planning, placement, CTS, routing, timing closure, and physical verification.
- Perform design optimization for PPA (Power, Performance, Area) targets.
- Execute timing closure across multiple operating modes and process corners.
- Analyze and resolve setup, hold, SI, IR-drop, EM, and congestion issues.
- Collaborate with RTL, Synthesis, DFT, STA, Package, and Signoff teams to achieve project milestones.
- Support ECO implementation and tapeout activities.
- Develop and enhance PD methodologies, automation flows, and scripts to improve productivity.
- Review design quality and mentor junior engineers.
- Work closely with global cross-functional teams.
Required Technical Skills
- Strong expertise in:
- Floorplanning
- Power Planning
- Placement Optimization
- Clock Tree Synthesis (CTS)
- Routing
- Timing Closure
- Physical Verification
STA & Signoff
- In-depth knowledge of:
- Static Timing Analysis (STA)
- Multi-Mode Multi-Corner (MMMC) methodologies
- Crosstalk/SI Analysis
- ECO Flows
- Timing Signoff
Physical Signoff
- Experience with:
- IR Drop Analysis
- Electromigration (EM) Analysis
- DRC/LVS Closure
- Reliability Checks
Tools
Hands-on experience with industry-standard EDA tools:
- Cadence Innovus
- Synopsys ICC2
- PrimeTime
- Tempus
- RedHawk / Voltus
- StarRC / Quantus
- Calibre
Educational Qualification
- Bachelor's or Master's Degree in Electronics, VLSI, Electrical Engineering, or related field.
Related openings
- Digital Verification Engineer - MCU — NXP Semiconductors, Catania
- Mixed Signal Design Engineer — NXP Semiconductors, Tianjin (Teda)
- Embedded Firmware Design Engineer (m/f/d) — NXP Semiconductors, Gratkorn
- Test Engineer Intern - Summer 2027 — NXP Semiconductors, Austin (Oakhill, Office)
- Technical Safety Assessor / Architect (HW- Soc) (f/m/d) — NXP Semiconductors, Toulouse
- Senior Digital Design Engineer — NXP Semiconductors, Austin (Oakhill, Office)