Sr. DFT Engineer
NXP Semiconductors
Noida
, Uttar Pradesh
, India
RTL
Digital Design
STA
DFT
Design for Test
Apply Now
Posted Aug. 11, 2026
Please mention FPGAjobs in your application — it helps a lot!
Hiring for this role?
Claim and feature it — priority homepage placement, your logo, and a slot in the jobs newsletter.
Claim and feature this jobDesign for Test (DFT) Engineer (Experienced)
We are looking for an experienced DFT Engineer with strong expertise in scan, ATPG, and test methodologies for complex digital designs. The candidate will be responsible for implementing and validating DFT architectures to ensure high test coverage and quality silicon.
Key Responsibilities
- Define and implement DFT architecture including scan, MBIST, and boundary scan.
- Perform scan insertion, chain stitching, and compression techniques.
- Generate and analyze ATPG patterns to achieve high fault coverage.
- Debug and resolve DFT-related issues across design and silicon stages.
- Work closely with RTL, Physical Design, and STA teams for smooth integration.
- Support pattern validation, gate-level simulations, and silicon bring-up.
- Ensure compliance with DFT and testability requirements.
Related openings
- Internship: Digital Design F/M — NXP Semiconductors, Catania
- Senior IC Design Verification Engineer — NXP Semiconductors, Kanata
- Digital Verification Engineer - MCU — NXP Semiconductors, Catania
- Mixed Signal Design Engineer — NXP Semiconductors, Tianjin (Teda)
- Embedded Firmware Design Engineer (m/f/d) — NXP Semiconductors, Gratkorn
- Test Engineer Intern - Summer 2027 — NXP Semiconductors, Austin (Oakhill, Office)