Sr.Principal Digital IP Engineer
NXP Semiconductors
Bangalore
, India
VHDL
Verilog
SystemVerilog
RTL
STA
Synthesis
SOC
IP Design
Verification
Apply Now
Posted Aug. 11, 2026
Please mention FPGAjobs in your application — it helps a lot!
Hiring for this role?
Claim and feature it — priority homepage placement, your logo, and a slot in the jobs newsletter.
Claim and feature this jobIn this role, you will be responsible for developing high-quality, reusable IPs for SoC/subsystem integration and driving designs from concept through silicon. This position offers an opportunity to work on cutting-edge semiconductor technologies and collaborate with global cross-functional teams.
Key responsibilities
- Work with architecture teams and put up the micro-architecture based on the IP requirements
- Develop RTL using Verilog/SystemVerilog/VHDL based on micro-architectural specifications
- Optimize designs for power, performance, and area
- Perform design checks such as Lint, CDC, synthesis, and STA
- Drive bug fixing and closure
- Support design reviews and sign-off processes
- Collaborate with verification teams on test plans and coverage closure
Required skills
- Strong experience in RTL design (Verilog/SystemVerilog/VHDL)
- Solid understanding of SoC/IP design and integration
- Hands-on experience with:Lint, CDC, synthesis, timing analysis
- Experience in Low-power design techniques
Preferred skills
- Experience in full-cycle IP/SoC development
- Exposure to formal verification or low-power flows
- Experience with post-silicon validation and bring-up
Related openings
- Internship: Digital Design F/M — NXP Semiconductors, Catania
- Senior IC Design Verification Engineer — NXP Semiconductors, Kanata
- Digital Verification Engineer - MCU — NXP Semiconductors, Catania
- Mixed Signal Design Engineer — NXP Semiconductors, Tianjin (Teda)
- Embedded Firmware Design Engineer (m/f/d) — NXP Semiconductors, Gratkorn
- Test Engineer Intern - Summer 2027 — NXP Semiconductors, Austin (Oakhill, Office)