FPGAjobs - Jobs for FPGA, ASIC and RTL engineers

Post a Job Get Job Alerts I want to be hired!

Featured FPGA Engineer - Come Build Really Cool Shit with Us

MicroNova Waterford, Michigan

VHDL Verilog

12d

Physical Design Engineer, Senior - Hod Hasharon

Qualcomm Hod HaSharon, Central District

ASIC STA

Physical Design Engineer, Principal

Qualcomm Tempe, Arizona

ASIC RTL

AI Engineering & Methodology Architect - Cork, Ireland

Qualcomm Cork, Munster

ASIC RTL

Senior Emulation Engineer

Qualcomm Bangalore, India

ASIC RTL

Systems Engineer, Staff - SoC Interconnect / NoC Systems Architecture

Qualcomm Bangalore, India

Verilog SystemVerilog

DDR IP validation and Firmware development (Senior/Lead/Staff)

Qualcomm Bangalore, India

ASIC SOC

Senior Lead Post-Silicon validation Engineer - SMMU

Qualcomm Bangalore, India

FPGA ASIC

Pre/Post Silicon Validation Framework/Tools / Infra development engineer

Qualcomm Bangalore, India

FPGA SOC

Pre/Post Silicon Validation Framework/Tools / Infra development engineer, Staff

Qualcomm Bangalore, India

FPGA SOC

SoC STA/Timing Engineer (Staff/Sr Staff)

Qualcomm Bangalore, India

FPGA ASIC

Staff Engineer - DFT

Qualcomm Bangalore, India

FPGA Verification

SoC STA Engineer

Qualcomm Bangalore, India

FPGA ASIC

Staff Physical Design Engineer - Custom Silicon Group

Qualcomm Bangalore, India

FPGA ASIC

CPU Physical Design Engineer (Austin)

Qualcomm Austin, Texas

VHDL Verilog

CPU SRAM Design & Layout Engineer

Qualcomm Santa Clara, California

Verilog Static Timing

Firmware Engineer, Staff

Qualcomm Toronto, Ontario

Verilog SystemVerilog

Senior Lead Physical Design Engineer

Qualcomm Ho Chi Minh City, Hồ Chí Minh

FPGA STA

Senior Physical Design Engineer

Qualcomm Noida, Uttar Pradesh

FPGA Logic Design

Senior Lead Physical Design Engineer

Qualcomm Noida, Uttar Pradesh

FPGA STA

Physical Verification Engineer

Qualcomm Bangalore, India

FPGA Verification

CPU Hardware Verification (Power Management) Staff Engineer

Qualcomm Bangalore, India

SystemVerilog FPGA

CPU Verification Engineer (Staff/Senior Staff) - SV, UVM experts

Qualcomm Bangalore, India

SystemVerilog FPGA

ASIC Design Verification Engineer

Qualcomm Santa Clara, California

ASIC RTL

Sr/Staff RFIC Design Engineer

Qualcomm San Diego, California

ASIC SOC

Senior Physical Design Engineer - Custom Silicon Group

Qualcomm Bangalore, India

FPGA ASIC

Senior Staff Engineer, Diagnostics and AI

Qualcomm San Diego, California

ASIC DFT

Staff Engineer – STA Methodology/CAD

Qualcomm Bangalore, India

FPGA RTL

Physical Design , Principal Engineer/Director, (Custom Silicon Group)

Qualcomm Bangalore, India

ASIC RTL

SoC Physical Design CAD Engineer (Staff/Sr Staff)

Qualcomm Bangalore, India

FPGA STA

Engineer-Staff

Qualcomm Austin, Texas

ASIC RTL

RISCV CPU Design Verification (Multiple Levels)

Qualcomm Bangalore, India

Verilog System Verilog

Staff ASIC Verification Engineer

Qualcomm Markham, Ontario

VHDL Verilog

SoC Physical Design Engineer (Senior to Principal)

Qualcomm Multiple locations

ASIC RTL

Associate Design Verification Engineer

Analog Devices Philippines, Cavite (jp)

Verilog SystemVerilog

Associate Digital Design Engineer

Analog Devices Philippines, Cavite (jp)

Verilog SystemVerilog

Staff Systems Design Engineer

Analog Devices Multiple locations

SystemVerilog RTL

Staff Digital Design Engineer

Analog Devices Multiple locations

Digital Design

Senior ASIC Engineer

NVIDIA Shanghai, Shanghai

ASIC RTL

System Software Engineer - Performance Verification Infrastructure

NVIDIA Bengaluru, Karnataka

SOC Verification

Principal EDA R&D Engineer

NVIDIA Multiple locations

VHDL Verilog

Navigation Systems Verification & Validation (V&V) Engineering Manager

Johnson & Johnson Boston, Massachusetts

Verification

Senior Engineer II - Backend Implementation

Microchip Technology Bangalore, India

Verilog FPGA

Intern - Engineering (ASIC Verification)

Microchip Technology San Jose, California

Verilog SystemVerilog

Senior Engineer II - Physical Design

Microchip Technology Bangalore, India

FPGA Static Timing

Senior Engineer II - CAD (Physical Verification)

Microchip Technology Multiple locations

Verification

Power Electronics Engineer III - Lunar Permanence

Blue Origin Multiple locations

FPGA Design for Test

2027 New College Graduates - Design Engineering

Silicon Labs Austin, Texas

VHDL Verilog

Summer 2027 Internships - Design Engineering

Silicon Labs Austin, Texas

VHDL Verilog

Integrated Circuits Intern

Draper Cambridge, Massachusetts

Verilog System Verilog

Digital IC Design Engineer, Intern

Marvell Pavia, Lombardy

Digital Design Static Timing

Show me more